

2016-2017
2017-2018
2018-2019
2019-2020
2020-2021
2021-2022
2022-2023
2023-2024
2024-2025
2025-2026
2026-2027
2027-2028
2028-2029
2029-2030
2030-2031
2031-2032
2032-2033
2033-2034
2034-2035
2035-2036
2036-2037
2037-2038
2038-2039
2039-2040
2040-2041
2041-2042
2042-2043
2043-2044
2044-2045
2045-2046
2046-2047
2047-2048
2048-2049
2049-2050
2050-2051
2051-2052
2052-2053
2053-2054
2054-2055
2055-2056
2056-2057
2057-2058
2058-2059
2059-2060
2060-2061
2061-2062
2062-2063
2063-2064
2064-2065
2065-2066
2066-2067
2067-2068
2068-2069
2069-2070
2070-2071
2071-2072
2072-2073
2073-2074
2074-2075
2075-2076
2076-2077
2077-2078
2078-2079
2079-2080
2080-2081
2081-2082
2082-2083
2083-2084
2084-2085
2085-2086
2086-2087
2087-2088
2088-2089
2089-2090
2090-2091
2091-2092
2092-2093
2093-2094
2094-2095
2095-2096
2096-2097
2097-2098
2098-2099
2099-2100
2100-2101
2101-2102
2102-2103
2103-2104
2104-2105
2105-2106
2106-2107
2107-2108
2108-2109
2109-2110
2110-2111
2111-2112
2112-2113
2113-2114
2114-2115
2115-2116
2116-2117
2117-2118
2118-2119
2119-2120
2120-2121
2121-2122
2122-2123
2123-2124
2124-2125
2125-2126
2126-2127
2127-2128
2128-2129
2129-2130
2130-2131
2131-2132
2132-2133
2133-2134
2134-2135
2135-2136
2136-2137
2137-2138
2138-2139
2139-2140
2140-2141
2141-2142
2142-2143
2143-2144
2144-2145
2145-2146
2146-2147
2147-2148
2148-2149
2149-2150
2150-2151
2151-2152
2152-2153
2153-2154
2154-2155
2155-2156
2156-2157
2157-2158
2158-2159
2159-2160
2160-2161
2161-2162
2162-2163
2163-2164
2164-2165
2165-2166
2166-2167
2167-2168
2168-2169
2169-2170
2170-2171
2171-2172
2172-2173
2173-2174
2174-2175
2175-2176
2176-2177
2177-2178
2178-2179
2179-2180
2180-2181
2181-2182
2182-2183
2183-2184
2184-2185
2185-2186
2186-2187
2187-2188
2188-2189
2189-2190
2190-2191
2191-2192
2192-2193
2193-2194
2194-2195
2195-2196
2196-2197
2197-2198
2198-2199
2199-2200
2200-2201
2201-2202
2202-2203
2203-2204
2204-2205
2205-2206
2206-2207
2207-2208
2208-2209
2209-2210
2210-2211
2211-2212
2212-2213
2213-2214
2214-2215
2215-2216
2216-2217
2217-2218
2218-2219
2219-2220
2220-2221
2221-2222
2222-2223
2223-2224
2224-2225
2225-2226
2226-2227
2227-2228
2228-2229
2229-2230
2230-2231
2231-2232
2232-2233
2233-2234
2234-2235
2235-2236
2236-2237
2237-2238
2238-2239
2239-2240
2240-2241
2241-2242
2242-2243
2243-2244
2244-2245
2245-2246
2246-2247
2247-2248
2248-2249
2249-2250
2250-2251
2251-2252
2252-2253
2253-2254
2254-2255
2255-2256
2256-2257
2257-2258
2258-2259
2259-2260
2260-2261
2261-2262
2262-2263
2263-2264
2264-2265
2265-2266
2266-2267
2267-2268
2268-2269
2269-2270
2270-2271
2271-2272
2272-2273
2273-2274
2274-2275
2275-2276
2276-2277
2277-2278
2278-2279
2279-2280
2280-2281
2281-2282
2282-2283
2283-2284
2284-2285
2285-2286
2286-2287
2287-2288
2288-2289
2289-2290
2290-2291
2291-2292
2292-2293
2293-2294
2294-2295
2295-2296
2296-2297
2297-2298
2298-2299
2299-2300
2300-2301
2301-2302
2302-2303
2303-2304
2304-2305
2305-2306
2306-2307
2307-2308
2308-2309
2309-2310
2310-2311
2311-2312
2312-2313
2313-2314
2314-2315
2315-2316
2316-2317
2317-2318
2318-2319
2319-2320
2320-2321
2321-2322
2322-2323
2323-2324
2324-2325
2325-2326
2326-2327
2327-2328
2328-2329
2329-2330
2330-2331
2331-2332
2332-2333
2333-2334
2334-2335
2335-2336
2336-2337
2337-2338
2338-2339
2339-2340
2340-2341
2341-2342
2342-2343
2343-2344
2344-2345
2345-2346
2346-2347
2347-2348
2348-2349
2349-2350
2350-2351
2351-2352
2352-2353
2353-2354
2354-2355
2355-2356
2356-2357
2357-2358
2358-2359
2359-2360
2360-2361
2361-2362
2362-2363
2363-2364
2364-2365
2365-2366
2366-2367
2367-2368
2368-2369
2369-2370
2370-2371
2371-2372
2372-2373
2373-2374
2374-2375
2375-2376
2376-2377
2377-2378
2378-2379
2379-2380
2380-2381
2381-2382
2382-2383
2383-2384
2384-2385
2385-2386
2386-2387
2387-2388
23

§

The present invention relates to an ATM (asynchronous transfer mode) switching system, and more particularly, to an ATM cell transmitting/receiving device using an AAL2 (ATM adaptation layer 2).

10

With reference to Figure 1, a time switch 1 serves to switch a 64Kbps time slot. An SAR (segmentation and reassembly) controller 2 ressembles a plurality of time slots to form an ATM cell or segments the ATM cell to a plurality of time slots by using an AAL1 protocol, so as to form an ATM cell.

20

25

Sub a2
The controlling unit 5 write a control data of the SAR controller 2 in the SRAM 4 and inserts and clear input/output data of the CAM 8 when a call is connected and released.

The first buffer unit 6 temporarily stores an ATM cell outputted from the SAR controller 2 and the control logic 7, and the second buffer unit 9 temporarily stores an ATM cell to be transmitted to an ATM network (not shown) or an ATM cell received from the ATM network.

The operation of the ATM cell transmitting/receiving device in accordance with the conventional art constructed as described above will now be explained with reference to the accompanying drawings.

1) ATM cell transmitting operation

Sub a3
When a call is connected, a time slot data switched by the time switch 1 are sequentially stored in the SRAM 4 through the SAR controller 2 and the buffer 3.

Once 256 time slot data are stored in the SRAM 4, the SAR controller 2 reads again the time slot data stored in the SRAM 4 to form an ATM cell. That is, the SAR controller 2 assembles the time slot data to an ATM cell by using a AAL1 protocol, attaches a time slot number to a header of the assembled ATM cell, and outputs it to the first buffer unit 6. Accordingly, 53-byte ATM cells are sequentially stored in the first buffer unit 6.

The control logic 7 reads the time slot number of the ATM cell header from the first buffer unit 6 and outputs it to the CAM 8.

Sub a4
The CAM 17 outputs the VPI/VCI corresponding to the input time slot number to the control logic 7 on the basis of the VPI/VCI information and the time

slot number provided from the controlling unit 5 when a call is connected.

Subs
95
Accordingly, the control logic 7 substitutes the time slot number with the VPI/VCI read from the CAM 17, reads a payload of the ATM cell from the first buffer unit 6 and stores it in the second buffer unit 9.

5 Thereafter, at the time when the 53 byte ATM cell is wholly stored, the second buffer unit 9 transmits the completed ATM cell to the ATM network.

2) ATM cell receiving operation

10 The ATM cell transmitted through the ATM network is stored in the second buffer unit 9. When the 53-byte ATM cell is stored, the control logic 7 reads the VPI/VCI of the ATM cell header from the second buffer unit 9 and outputs it to the CAM 8, and receives a time slot number matching with the corresponding VPI/VCI from the CAM 8.

15 Accordingly, the control logic 7 substitutes the VPI/VCI with the time slot number read from the CAM 17, reads the payload of the ATM cell from the second buffer unit 9 and stores it in the first buffer unit 6.

When the ATM cell is stored in the first buffer unit 6, the SAR controller 2 segments the ATM cell payload to a time slot data by using the AAL1 protocol and stores it in the SRAM 4 through the buffer 3.

20 Thereafter, when 256 time slot data are all stored in the SRAM 4, the SAR controller 2 reads the 256 time slot data from the SRAM 4 and outputs them to the time switch 1.

25 In this manner, the conventional ATM cell transmitting/receiving device converts the time slot data to the ATM cell or the ATM cell to the time slot data by using the AAL1 protocol.

However, since the AAL1 allocates only one time slot to one VPI/VCI, and especially, in case of an idle data, it occupies a channel, so that bandwidth efficiency of the ATM network is degraded.

5 SUMMARY OF THE INVENTION

Therefore, an object of the present invention is to provide an ATM cell transmitting device of an ATM switching system which is capable of multiplexing a plurality of time slots in a single VPI/VCI by using an AAL2 protocol, thereby
10 improving a bandwidth efficiency of an ATM network.

Another object of the present invention is to provide an ATM cell transmitting device of an ATM switching system which is capable of preventing a transmission delay of an ATM cell.

Subs a.6 Still another object of the present invention is to provide an ATM cell
15 receiving device of an ATM switching system which is capable of demultiplexing a CPS packet having different CIDs in a single ATM cell, to a plurality of time slots.

Yet another object of the present invention is to provide an ATM cell transmitting device of an ATM switching system which is capable of converting a plurality of ATM cells having a random VPI/VCI to a time slot, thereby improving a
20 bandwidth efficiency of an ATM network.

To achieve these and other advantages and in accordance with the purpose of the present invention, as embodied and broadly described herein, there is provided an ATM cell transmitting device of an ATM switching system including: a time slot input unit for switching a plurality of time slots; a packet
25 processing unit for receiving the switched time slot data and forming a CPS

packet; a CAM for receiving header information of the CPS packet and outputting the ATM buffer number; an ATM cell transmitting unit for storing the data of the CPS packet according to the ATM buffer number outputted from the CAM, to form ATM cells; and a controlling unit for performing a general controlling operation.

To achieve the above objects, there is also provided an ATM cell transmitting device of a switching system including: an ATM cell receiving unit for extracting a CPS packet from a received ATM cell and storing it according to an ATM buffer number; a packet processing unit for converting header information of the extracted CPS packet and the ATM buffer number outputted from the ATM cell receiving unit into a time slot number and storing a payload of the CPS packet according to the converted time slot number; and a time slot output unit for demultiplexing the payload of the CPS packet outputted from the packet processing unit to a plurality of time slots and outputting the same.

BRIEF DESCRIPTION OF THE DRAWINGS

The accompanying drawings, which are included to provide a further understanding of the invention and are incorporated in and constitute a part of this specification, illustrate embodiments of the invention and together with the description serve to explain the principles of the invention.

In the drawings:

Figure 1 is a schematic block diagram of an ATM cell transmitting/receiving device of an ATM switching system using an AAL1 in accordance with a conventional art;

Figure 2 is a schematic block diagram of an ATM cell transmitting device

of an ATM switching system using an AAL2 in accordance with the present invention;

Figure 3 is a view showing a structure of an AAL2 CPS packet of Figure 2 in accordance with the present invention;

5 Figure 4 is a view showing a structure of an ATM layer cell of Figure 2 in accordance with the present invention;

Figure 5 is a schematic block diagram of an ATM cell receiving device of the ATM switching system using an AAL2 in accordance with the present invention; and

10 Figure 6 is a view showing a structure of an AAL2 CPS packet of Figure 5 in accordance with the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

15 Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings.

Figure 2 is a schematic block diagram of an ATM cell transmitting device of an ATM switching system using an AAL2 in accordance with the present invention.

20 As shown in the drawing, an ATM cell transmitting device in accordance with the present invention includes a controlling unit 10; a time slot input unit 20 for switching and multiplexing a plurality of time slots; a packet processing unit 30 for attaching a packet header to the time slot data multiplexed by the time slot input unit 20, to form a CPS packet; a CAM 40; an ATM cell transmitting unit 50 for
25 combining an output of the packet processing unit 30 and an output of the CAM 40

with an ATM header, to form an ATM cell; and a timer 60 for setting a transmission time of the ATM cell stored in the ATM cell transmitting unit 50.

The controlling unit 10 outputs a control data when a call is connected and released.

Sub 7
The time slot input unit 200 includes a time switch 21 for switching a 64Kbps time slot, an input buffer unit 22 having N number of small capacity of buffers (buffer 0 ~ buffer N) for storing N number of time slot data outputted from the time switch 20; and a multiplexer (MUX) 22 for searching the N number of small capacity of buffers (buffer 0 ~ buffer N) and selectively outputting a time slot data stored in an effective buffer .

The packet processing unit 30 includes a packet header storing unit 31 for storing a 3-byte CPS packet header by time slot, and a CPS packet buffer 32 for storing the CPS packet header outputted from the packet header storing unit 31 and the output data of the MUX 23, to form a CPS packet.

The CAM 40 stores the ATM buffer number corresponding to the time slot number/CID in a look-up table form.

The ATM cell transmitting unit 50 includes an ATM buffer unit 51 having ATM buffers (ATM buffer 0 ~ ATM buffer N), for storing the CPS packet outputted from the packet processing unit 30 according to the ATM buffer number outputted from the CAM 40, an ATM header generating unit 52 for storing 5-byte ATM header, and a transmitting buffer 53 for combining the output of the ATM buffer unit 51 and the output of the ATM header generating unit 52, to form a 53-byte ATM cell.

The operation of the ATM cell transmitting device of an ATM switching system in accordance with the present invention constructed as described above

will now be explained with the accompanying drawings.

In initializing, the controlling unit 10 puts the first byte of every buffer of the input buffer unit 22 in an invalid state.

Subs 98
5 When a call is connected, 1024 time slot data switched by the time switch 21 are stored in buffers (buffer 0 ~ buffer 1023) by numbers, the controlling unit 10 puts the first byte of the effective buffers storing the time slot data in a valid state.

And, the controlling unit 10 writes the CPS-packet header in the packet header storing unit 31 into an input time slot unit and writes the ATM buffer number corresponding to the time slot number/CID into the CAM 40. Besides, the
10 controlling unit 10 writes a VPI/VCI matching the ATM buffer number of the CAM 400 into the ATM header generating unit 52, and sets a time-out time of the timer 600.

The multiplexer (MUX) 23 scans periodically the state of buffers (buffer 0 ~ buffer 1023) to check whether the first byte of each buffer is valid. In case that the
15 first byte is valid, the multiplexer 23 outputs a CPS packet header corresponding to the effective buffer number from the packet header storing unit 31 to the CPS packet buffer 32.

Accordingly, the CPS packet buffer 32 sequentially stores the outputs of the packet header storing unit 31 and of the multiplexer 23 and forms a CPS
20 packet as shown in Figure 3.

Subs 99
The CPS packet header includes a time slot field, a channel identifier (CID) field for identifying a plurality of users in a single virtual channel (VC), a length identifier (LI) field for representing the size of an effective load of a CPS packet, a user-to-user indication field for discriminating CPS user and a network
25 manager, and a header error control (HEC) field for correcting an error of a CPS

packet header.

Subs all
In addition, a CPS-INFOR forming a CPS packet payload is a time slot data outputted from the multiplexer 23, the length of which is allocated by the controlling unit 10.

5 The CPS packet buffer 32 reads the time slot number of the first and the second bytes of each CPS packet and the CID of the third byte, and outputs them to the CAM 40. Then, the CAM 40 outputs an ATM buffer number corresponding to the inputted time slot number and the CID. Consequently, the CPS packet data outputted from the CPS packet buffer 32 is stored in the ATM buffer unit 51
10 according to the ATM buffer number outputted from the CAM 40. Accordingly, by implementing a look-up table of the CAM 40 in a manner that different time slot numbers and CIDs are allocated for the same ATM buffer numbers, a plurality of time slots can be multiplexed with a single ATM buffer.

The transmitting buffer 53 receives 48 byte data from the ATM buffer unit
15 51 and 5 byte ATM header from the ATM header generating unit 52, and outputs 53 byte ATM cell as completed as shown in Figure 4 to the ATM network. At this time, the ATM cell consists of 5 byte ATM header and 48 byte CPS-PDU (protocol data unit), and the CPS-PDU payload signifies the CPS packet as shown in Figure
3.

20 Accordingly, in the present invention, a plurality of time slots are multiplexed with a single ATM buffer and the output of the multiplexed ATM buffer is combined with the ATM header, resulting in that a plurality of time slots can be multiplexed in a single VPI/VCI.

Subs all
25 The time period taken for outputting of the ATM cell from the transmitting buffer 53 is determined by the timer 60. That is, the transmitting buffer 53 is

Subs
Cott all

triggered by a time-out signal outputted from the timer 60. Thus, unless the 48 byte data is wholly received from the ATM buffer unit 50 for a predetermined time, the transmitting buffer 53 sets the data that are yet to be received as '0' and completes 53 byte ATM cell. Therefore, in the present invention, it is not
5 necessary to wait until 53 byte data is wholly received as in the present invention, so that transmission delay of the ATM cell is prevented.

Figure 5 is a schematic block diagram of an ATM cell receiving device of the ATM switching system using an AAL2 in accordance with the present invention.

As shown in the drawing, an ATM cell receiving device of an ATM
10 switching system of the present invention includes a controlling unit 100 for outputting a control data when a call is connected and released; an ATM cell receiving unit 200 for extracting a CPS (Common Part Sublayer) from the received ATM cell; a packet processing unit 300 for converting header information of the CPS packet extracted from the ATM cell receiving unit 200 into a time slot number
15 and storing a payload of the CPS packet according to the converted time slot number; and a time slot output unit 400 for demultiplexing the CPS packet payload outputted from the packet processing unit 300 to a plurality of time slots and outputting them.

The ATM cell receiving unit 200 includes a receiving buffer 201 for storing
20 an ATM cell received through the ATM network, a cell segmenting unit 202 for segmenting VPI/VCI information and the CPS packet from the ATM cell stored in the receiving buffer 201, a first CAM 203 for outputting an ATM buffer number (ATM ID) corresponding to the input VPI/VCI outputted from the cell segmenting unit 202, and an ATM buffer unit 204 having a small capacity of ATM buffer (ATM
25 buffer 0 ~ ATM buffer N), for storing the CPS packet outputted from the cell

segmenting unit 202 according to the ATM ID.

The packet processing unit 300 includes a second CAM 301 for outputting a time slot number upon receipt of the ATM ID from the ATM buffer unit 204, and a CPS packet buffer unit 302 for storing a CPS packet payload outputted from the ATM buffer unit 204 according to the time slot number outputted from the second CAM 301.

The time slot output unit 400 includes a demultiplexer (DEMUX) 401 for receiving the CPS packet payload from the CPS packet buffer unit 302 and demultiplexing it to a plurality of time slots; an output buffer unit 402 having 'N' number of small capacity of buffers (buffer 0 ~ buffer N-1), for storing the time slot data outputted from the demultiplexer; and a time switch 403 for switching the plurality of time slots stored in the output buffer unit 402 at 64Kbps.

The operation of the ATM cell receiving device of an ATM switching system constructed as described above will now be explained with reference to the accompanying drawings.

The present invention has a structure to be advantageously used to convert one ATM cell as received to a plurality of 64Kbps time slots by using an AAL2 protocol.

Generally, in case of the AAL2 protocol, a transmitted ATM cell has a random VPI/VCI, and typically, a plurality of time slots are multiplexed in one VPI/VCI.

Sub 10 First, the receiving buffer 201 stores an ATM cell transmitted through the ATM network. The received one ATM cell includes 5 byte ATM cell header and a 48 byte CPS-PDU (Protocol Data Unit). The CPS-PDU includes a start field and a CPS-PDU payload. The start field includes an offset field (OSF), a sequence

number (SN) and a parity (P).

When the 53 byte ATM cell is wholly stored in the receiving buffer 201, the cell segmenting unit 202 reads the ATM cell, extracts the VPI/VCI of the ATM cell header and the CPS-PDU payload, and outputs the VPI/VCI to the first CAM 203.

5 The first CAM 203 stores the VPI/VCI and the ATM buffer number (ATM ID) outputted from the controlling unit 100 in a look-up table when a call is connected. When the VPI/VCI is inputted, the first CAM 203 outputs an ATM ID matching with the input VPI/VCI to the cell segmenting unit 202.

10 Then, the cell segmenting unit 202 stores a CPS-PDU payload (CPS packet) in the ATM buffer unit 204 according to the inputted ATM buffer number (ATM ID). At this time, the cell segmenting unit 202 checks an HEC (Header Error Correction) field of the CPS packet header and stores only normal CPS packets in the ATM buffer unit 204.

15 Accordingly, the CPS-PDU payload becomes the CPS packet as shown in Figure 6.

Namely, as shown in Figure 6, the CPS-PDU payload, that is, the CPS packet, includes a CPS-packet header and a CPS packet payload. The CPS-packet header includes a CID field, an LI field, a UUI field and an HEC field.

20 Accordingly, since the CID field is 8 bit, one virtual channel is able to hold 256 CIDs. Especially, a CPS packet having 256 CIDs can exist in one ATM cell.

When the CPS packet is wholly completed, the ATM buffer 204 reads the CID from the CPS packet and outputs the CID together with the ATM ID to the second CAM 301.

25 The first CAM 203 stores the ATM ID/CID and the time slot number provided from the controlling unit 100 in a look-up table form when a call is

connected. When the ATM ID/CID is inputted from the ATM buffer unit 204, the second CAM 301 outputs a time slot number matching with the input ATM ID/CID to the CPS packet buffer unit 302, and the ATM buffer unit 204 stores the CPS packet payload in the CPS packet buffer unit 302 according to the time slot number outputted from the second CAM 301.

Accordingly, when there are effective CPS packet payload in the CPS packet buffer unit 302, the demultiplexer 401 sequentially stores the CPS packet payloads in the buffers (buffer 0 ~ buffer 1023) of the output buffer unit 402 according to the corresponding time slot number, and the stored 1024 time slot data are outputted through the time switch 403.

In the above descriptions of the present invention, though 1024 number of time slots are taken as an example, various capacity of time slots can be accommodated according to a system specification.

As so far described, according to the ATM cell transmitting device of the present invention, a plurality of time slots can be multiplexed in a single ATM cell. Especially, by multiplexing the plurality of time slots in a single random VPI/VCI, bandwidth efficiency of the ATM network can be heightened.

In addition, in case that the 53 byte ATM cell are not wholly received for a predetermined time, the ATM cell is formed only with the received data to be outputted, so that transmission delay of the ATM CELL can be prevented.

Meanwhile, according to the ATM cell receiving device of the present invention, the bandwidth efficiency can be heightened by holding the plurality of channel (time slot) data in a single ATM cell by using the AAL2 protocol.

In addition, according to the ATM cell receiving device of the present invention, a plurality of ATM cell having a random VPI/VCI can be converted into

time slots, so that a CPS packet having different channel identifiers (CIDs) can be easily demultiplexed to a plurality of time slots.

As the present invention may be embodied in several forms without departing from the spirit or essential characteristics thereof, it should also be understood that the above-described embodiments are not limited by any of the details of the foregoing description, unless otherwise specified, but rather should be construed broadly within its spirit and scope as defined in the appended claims, and therefore all changes and modifications that fall within the meets and bounds of the claims, or equivalence of such meets and bounds are therefore intended to be embraced by the appended claims.

009327 42600 0574345